

D/A Converter Series for Electronic Adjustment 10bit 8ch/10ch D/A Converters

BU2505FV BU2506FV

General Description

The BU2505FV and BU2506FV ICs are 10bit R-2R type D/A converters with 10ch and 8ch outputs, respectively. Cascade connection is available, ensuring suitability for multi-channel applications. Each channel incorporates a full swing output type buffer amplifier with high speed output response characteristics, resulting in a greatly shortened D/A output settling time. The ICs also have digital input pins compatible with TTL levels, and the maximum value of the data transfer frequency is 10MHz. With the variable output range function, the upper and lower limits of the output voltage can be set separately from the power supply voltage.

Features

- Built-in Multi-channel R-2R Type 10bit D/A Converter (BU2506FV: 8 Channels, BU2505FV: 10 Channels)
- Built-in Full Swing Output Buffer Amplifier for All Channels
- RESET Terminal to fix the Output Voltage to the Lower Reference Level for All Channels
- Digital Inputs Compatible with TTL Levels
- 3-wire Serial Interface and RESET Signal to send a 14bit Format Word (4bit Address and 10bit Data)
- REVERSE Terminal to select LSB First or MSB First of 10bit Data
- Cascade Connection is Available

Applications

Control of the Various Types of Consumer and Industrial Equipment

Typical Application Circuit

Key Specifications

Operating Supply Voltage Range :	4.5V to 5.5V
Number of Channels :	
BU2505FV :	10ch
BU2506FV :	8ch
Differential Non Linearity Error :	±1.0LSB(Max)
Integral Non Linearity Error :	±3.5LSB(Max)


- Integral Non Linearity Error :
- Data Transfer Frequency :

Packages SSOP-B20

W(Typ) x D(Typ) x H(Max) 6.50mm x 6.40mm x 1.45mm

10MHz(Max)






OProduct structure : Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays.

Pin Configurations

SSOP-B20 (TOP VIEW)



Pin Descriptions


No.NameDigitalI/OBU2505FVBU2506FVcircu1VSSAnalog-D/A converter lower reference voltage (V _{refL}) input terminal(ifcu)2AO3AnalogO10bit D/A output(CH3)(ifcu)3AO4AnalogO10bit D/A output(CH4)(ifcu)4AO5AnalogO10bit D/A output(CH5)(ifcu)5REVERSEDigitalIReverses the 10bit designated as data in the 14bit to select MSB(ifcu)6RESETDigitalIFixes the output voltage to the lower reference level for all channels.(ifcu)7AO6AnalogO10bit D/A output(CH6)(ifcu)8AO7AnalogO10bit D/A output(CH7)(ifcu)9AO8AnalogO10bit D/A output(CH8)(ifcu)10VDDAnalogO10bit D/A output(CH8)(ifcu)11VCCPower supply(ifcu)12AO9(TEST1)AnalogO10bit D/A output(CH9)test terminal (Note 2)13AO10(TEST2)AnalogO10bit D/A output(CH10)test terminal (Note 2)14DODigitalIShift clock input terminal is set to the high level voltage, 14bit data in the shift register.(ifc)16CLKDigitalIShift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register.17DIDigital <td< th=""><th>in Des</th><th>scriptions</th><th></th><th></th><th></th><th></th><th></th></td<>	in Des	scriptions										
NameDigitalDifferBU2505FVBU2506FVcircu1VSSAnalogD/A converter lower reference voltage (Vreft.) input terminal(f2AO3Analog010bit D/A output(CH3)(f3AO4Analog010bit D/A output(CH4)(f4AO5Analog010bit D/A output(CH4)(f4AO5Analog010bit D/A output(CH5)(f5REVERSEDigitalIReverses the 10bit designated as data in the 14bit to select MSB(f6RESETDigitalIFixes the output voltage to the lower reference level for all(f7AO6Analog010bit D/A output(CH6)(f8AO7Analog010bit D/A output(CH7)(f9AO8Analog010bit D/A output(CH8)(f10VDDAnalog010bit D/A output(CH9)test terminal (Note 2)(f11VCCPower supply(f(f12AO9(TEST1)Analog010bit D/A output(CH10)test terminal (Note 2)(f13AO10(TEST2)Analog010bit D/A output (CH10)test terminal (Note 2)(f16CLKDigitalISerial data input terminal is set to the high level voltage, 14bit data in the shift register.(f16CLKDigitalISerial data input terminal. Serial data length is 14bit (4bit address and 10bit data).(f)	No	Terminal	Analog /		Desc	ription	Equivalent					
2AO3AnalogO10bit D/A output(CH3)43AO4AnalogO10bit D/A output(CH4)44AO5AnalogO10bit D/A output(CH4)44AO5AnalogO10bit D/A output(CH5)45REVERSEDigitalIReverses the 10bit designated as data in the 14bit to select MSB26RESETDigitalIFixes the output voltage to the lower reference level for all channels.47AO6AnalogO10bit D/A output(CH6)48AO7AnalogO10bit D/A output(CH7)49AO8AnalogO10bit D/A output(CH8)410VDDAnalogO10bit D/A output(CH9)411VCCPower supply412AO9(TEST1)AnalogO10bit D/A output(CH9)test terminal (Note 2)13AO10(TEST2)AnalogO10bit D/A output(CH10)test terminal (Note 2)414DODigitalOOutputs the LSB data of 14bit shift resister.315LDDigitalIShift clock input terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output terminal. Serial data length is 14bit (4bit address and 10bit data).18AO1AnalogO10bit D/A output (CH1)4	INU.	Name	Digital	1/0	BU2505FV	BU2506FV	circuit No.					
3AO4Analog010bit D/A output(CH4)44AO5Analog010bit D/A output(CH5)45REVERSEDigital1Reverses the 10bit designated as data in the 14bit to select MSB first or LSB first (Mole 1)26RESETDigital1Fixes the output voltage to the lower reference level for all channels.27AO6Analog010bit D/A output (CH6)48AO7Analog010bit D/A output(CH6)49AO8Analog010bit D/A output(CH7)49AO8Analog010bit D/A output(CH8)410VDDAnalogD/A converter upper reference voltage (VrefH) input terminal411VCC-Power supply412AO9(TEST1)Analog010bit D/A output(CH9)test terminal (Note 2)13AO10(TEST2)Analog010bit D/A output(CH10)test terminal (Note 2)14DODigital0Outputs the LSB data of 14bit shift resister.415LDDigital1Shift clock input terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register.516CLKDigital1Shift clock input terminal. Serial data length is 14bit (4bit address and 10bit data).418AO1Analog010bit D/A output(CH1)4	1	VSS	Analog	-	D/A converter lower reference vol	tage (V _{refL}) input terminal	6					
4AO5AnalogO10bit D/A output(CH5)5REVERSEDigitalIReverses the 10bit designated as data in the 14bit to select MSB6RESETDigitalIFixes the output voltage to the lower reference level for all channels.7AO6AnalogO10bit D/A output(CH6)8AO7AnalogO10bit D/A output(CH7)9AO8AnalogO10bit D/A output(CH8)10VDDAnalogO10bit D/A output(CH8)11VCCPower supply12AO9(TEST1)AnalogO10bit D/A output(CH9)13AO10(TEST2)AnalogO10bit D/A output(CH10)14DODigitalOOutputs the LSB data of 14bit shift resister.15LDDigitalIShift clock input terminal is set to the high level voltage, 14bit data in input value on the DI terminal is input to the 14bit shift register.16CLKDigitalIShift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is negative is 14bit (4bit address and 10bit data).18AO1AnalogO18AO1AnalogO19Ibit D/A output(CH1)4	2	AO3	Analog	0	10bit D/A output(CH3)		4					
5REVERSEDigitalIReverses the 10bit designated as data in the 14bit to select MSB first or LSB first. (Note 1)6RESETDigitalIFixes the output voltage to the lower reference level for all channels.27AO6AnalogO10bit D/A output (CH6)48AO7AnalogO10bit D/A output (CH7)49AO8AnalogO10bit D/A output (CH8)410VDDAnalogO10bit D/A output (CH8)411VCCPower supply412AO9(TEST1)AnalogO10bit D/A output (CH9)test terminal (Note 2)12AO9(TEST2)AnalogO10bit D/A output (CH10)test terminal (Note 2)414DODigitalOOutputs the LSB data of 14bit shift resister.315LDDigitalIShift clock input terminal is set to the high level voltage, 14bit data in input value on the DI terminal is input to the 14bit shift register.416CLKDigitalISerial data input terminal. Serial data length is 14bit (4bit address and 10bit data).418AO1AnalogO10bit D/A output(CH1)4	3	AO4	Analog	0	10bit D/A output(CH4)		4					
6RESETDigitalIFixes the output voltage to the lower reference level for all channels.27AO6AnalogO10bit D/A output(CH6)48AO7AnalogO10bit D/A output(CH7)49AO8AnalogO10bit D/A output(CH8)410VDDAnalog-D/A converter upper reference voltage (VrefH) input terminal411VCCPower supply412AO9(TEST1)AnalogO10bit D/A output(CH9)test terminal (Note 2)413AO10(TEST2)AnalogO10bit D/A output(CH10)test terminal (Note 2)414DODigitalOOutputs the LSB data of 14bit shift resister.515LDDigitalIWhen the LD terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register.516CLKDigitalIShift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register.417DIDigitalISerial data input terminal. Serial data length is 14bit (4bit address and 10bit data).418AO1AnalogO10bit D/A output(CH1)4	4	AO5	Analog	0	10bit D/A output(CH5)		4					
6 RESET Digital 1 channels. 4 7 AO6 Analog 0 10bit D/A output(CH6) 4 8 AO7 Analog 0 10bit D/A output(CH7) 4 9 AO8 Analog 0 10bit D/A output(CH8) 4 10 VDD Analog 0 10bit D/A converter upper reference voltage (VrefH) input terminal 4 11 VCC - - Power supply - 12 AO9(TEST1) Analog 0 10bit D/A output(CH9) test terminal (Note 2) 4 13 AO10(TEST2) Analog 0 10bit D/A output(CH10) test terminal (Note 2) 4 14 DO Digital 0 Outputs the LSB data of 14bit shift resister. 4 15 LD Digital I When the LD terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register. 4 16 CLK Digital I Shift clock input terminal. Serial data length is 14bit (4bit address and 10bit data). 4 17 DI D	5	REVERSE	Digital	I			2					
8 AO7 Analog O 10bit D/A output(CH7) 4 9 AO8 Analog O 10bit D/A output(CH8) 4 10 VDD Analog - D/A converter upper reference voltage (V _{refH}) input terminal 4 11 VCC - - Power supply - - 12 AO9(TEST1) Analog O 10bit D/A output(CH9) test terminal (Note 2) 4 13 AO10(TEST2) Analog O 10bit D/A output(CH10) test terminal (Note 2) 4 14 DO Digital O Outputs the LSB data of 14bit shift resister. - - 15 LD Digital I When the LD terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register. - - 16 CLK Digital I Shift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register. - 17 DI Digital I Serial data input terminal. Serial data length is 14bit (4bit address and 10bit data). - 18	6	RESET	Digital	I		ver reference level for all	2					
9 AO8 Analog O 10bit D/A output(CH8) 4 10 VDD Analog - D/A converter upper reference voltage (V _{refH}) input terminal 4 11 VCC - - Power supply 4 12 AO9(TEST1) Analog O 10bit D/A output(CH9) test terminal (Note 2) 4 13 AO10(TEST2) Analog O 10bit D/A output(CH10) test terminal (Note 2) 4 14 DO Digital O Outputs the LSB data of 14bit shift resister. 3 15 LD Digital O Outputs the LD terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register. 5 16 CLK Digital I Shift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register. 4 17 DI Digital I Serial data input terminal. Serial data length is 14bit (4bit address and 10bit data). 4 18 AO1 Analog O 10bit D/A output(CH1) 4	7	AO6	Analog	0	10bit D/A output(CH6)		4					
10VDDAnalog-D/A converter upper reference voltage (VrefH) input terminal11VCCPower supply-12AO9(TEST1)AnalogO10bit D/A output(CH9)test terminal (Note 2)-13AO10(TEST2)AnalogO10bit D/A output(CH10)test terminal (Note 2)-14DODigitalOOutputs the LSB data of 14bit shift resister15LDDigitalIWhen the LD terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register16CLKDigitalIShift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register17DIDigitalISerial data input terminal. Serial data length is 14bit (4bit address and 10bit data)18AO1AnalogO10bit D/A output(CH1)-	8	AO7	Analog	0	10bit D/A output(CH7)	it D/A output(CH7)						
11 VCC - - Power supply	9	AO8	Analog	0	10bit D/A output(CH8)	vit D/A output(CH8)						
12 AO9(TEST1) Analog O 10bit D/A output(CH9) test terminal ^(Note 2) 4 13 AO10(TEST2) Analog O 10bit D/A output(CH10) test terminal ^(Note 2) 4 14 DO Digital O Outputs the LSB data of 14bit shift resister. 5 15 LD Digital I When the LD terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register. 5 16 CLK Digital I Shift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register. 7 17 DI Digital I Serial data input terminal. Serial data length is 14bit (4bit address and 10bit data). 7 18 AO1 Analog O 10bit D/A output(CH1) 4	10	VDD	Analog	-	D/A converter upper reference vo	A converter upper reference voltage (V _{refH}) input terminal						
13 AO10(TEST2) Analog O 10bit D/A output(CH10) test terminal (Note 2) 4 14 DO Digital O Outputs the LSB data of 14bit shift resister. 3 15 LD Digital I When the LD terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register. 5 16 CLK Digital I Shift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register. 7 17 DI Digital I Serial data input terminal. Serial data length is 14bit (4bit address and 10bit data). 7 18 AO1 Analog O 10bit D/A output(CH1) 4	11	VCC	-	-	Power supply		-					
14 DO Digital O Outputs the LSB data of 14bit shift resister. C 15 LD Digital I When the LD terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register. C 16 CLK Digital I Shift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register. C 17 DI Digital I Serial data input terminal. Serial data length is 14bit (4bit address and 10bit data). C 18 AO1 Analog O 10bit D/A output(CH1) C	12	AO9(TEST1)	Analog	0	10bit D/A output(CH9)	test terminal (Note 2)	4					
15 LD Digital I When the LD terminal is set to the high level voltage, 14bit data in the shift register is loaded on to the address decoder and a specified D/A output register. 16 CLK Digital I Shift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register. 17 DI Digital I Serial data input terminal. Serial data length is 14bit (4bit address and 10bit data). 18 AO1 Analog O 10bit D/A output(CH1)	13	AO10(TEST2)	Analog	0	10bit D/A output(CH10)	test terminal (Note 2)	4					
15 LD Digital I the shift register is loaded on to the address decoder and a specified D/A output register. 16 CLK Digital I Shift clock input terminal. At the rising edge of the CLK input, an input value on the DI terminal is input to the 14bit shift register. 17 DI Digital I Serial data input terminal. Serial data length is 14bit (4bit address and 10bit data). 18 AO1 Analog O 10bit D/A output(CH1)	14	DO	Digital	0	Outputs the LSB data of 14bit shi	ft resister.	3					
10 CLK Digital 1 input value on the DI terminal is input to the 14bit shift register. 17 DI Digital I Serial data input terminal. Serial data length is 14bit (4bit address and 10bit data). 18 AO1 Analog O 10bit D/A output(CH1) 4	15	LD	Digital	I	the shift register is loaded on to the specified D/A output register.	ne address decoder and a	1					
17 DI Digital I and 10bit data). 18 AO1 Analog O 10bit D/A output(CH1)	16	CLK	Digital	I	Shift clock input terminal. At the ri input value on the DI terminal is in	sing edge of the CLK input, an nput to the 14bit shift register.	1					
	17	DI	Digital	I		lata length is 14bit (4bit address	1					
19 AO2 Analog O 10bit D/A output(CH2)	18	AO1	Analog	0	10bit D/A output(CH1)		4					
	19	AO2	Analog	0	10bit D/A output(CH2)		4					
20 GND GND terminal	20	GND	-	-	GND terminal		-					


(Note 1) It is selectable for the IC to receive 10bit data in LSB first order or MSB first order, depending on the condition of the REVERSE terminal. If the REVERSE terminal is set to the GND voltage, it is MSB first (Note 2) The TEST1 and TEST2 terminals of the BU2506FV should be left open. These terminals are used for testing.

Block Diagrams

BU2505FV







Absolute Maximum Ratings(T_A=25°C)

Parameter	Symbol	Rating	Unit
Supply voltage	Vcc	6.0	V
D/A converter upper reference voltage	V _{DD}	6.0	V
Input voltage	V _{IN}	6.0	V
Output voltage	V _{OUT}	6.0	V
Power dissipation	PD	0.75 ^(Note 3)	W
Storage temperature range	Tstg	-55 to +125	°C

(Note 3) Derate by 7.5mW/°C when operating above $T_A=25^{\circ}C$ (when mounted on ROHM's standard board).

Mounted on a FR4 glass epoxy PCB 70mm x 70mm x 1.6mm (copper foil area less than 3%).

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions

Parameter	Symbol	Limit	Unit
Supply voltage range	V _{CC}	4.5 to 5.5	V
Operating temperature range	T _{opr}	-30 to +85	°C

Electrical Characteristics(Unless otherwise specified, V_{CC}=5V, V_{refH}=5V, V_{refL}=0V, T_A=25°C)

	Parameter	Symbol		Limit	1	Unit	Conditions
	i didificici	Cymbol	Min	Тур	Max	Onic	Conditions
<digital td="" unit<=""><td>></td><td></td><td>1</td><td>1</td><td>1</td><td></td><td></td></digital>	>		1	1	1		
Supply curr	ent	I _{CC}	-	0.85	2.8	mA	At CLK=10MHz, I _{AO} =0µA
Input leak c	I _{ILK}	-5	-	+5	μA	$V_{IN}=0V$ to V_{CC}	
Input voltag	e L	VIL	-	-	0.8	V	-
Input voltag	e H	VIH	2.0	-	-	V	-
Output volta	V _{OL}	0	-	0.4	V	I _{OL} =+2.5mA	
Output volta	V _{OH}	4.6	-	5	V	I _{OH} =-2.5mA	
<analog td="" unit<=""><td>></td><td></td><td></td><td></td><td></td><td>1</td><td></td></analog>	>					1	
Concumption current		I _{refH}	-	4.5	7.5	mA	Data condition : at maximum current
Consumptio	Consumption current		-	3.7	6.2	mA	(Note 4)
D/A convert setting rang	er upper reference voltage e	V _{refH}	3.0	-	5	V	
D/A convert setting rang	er lower reference voltage e	V _{refL}	0	-	1.5	V	
Buffor ampl	ifier output voltage range	Vo	0.1	-	4.9	V	I ₀ =±100μA
	iller output voltage range	VO	0.2	-	4.75	v	I _O =±1.0mA
Buffer ampl	ifier output drive range	lo	-2	-	+2	mA	High side saturation voltage =0.35V (on full scale setting, current sourcing) Low side saturation voltage =0.23V (on zero scale setting, current sinking)
	Differential non-linearity error	DNL	-1.0	-	+1.0	LSB	V _{refH} =4.796V
Precision	Integral non-linearity error	INL	-3.5	-	+3.5	LOD	V _{refL} =0.7V
1 100131011	Zero point error	S _{ZERO}	-25	-	+25	mV	V_{CC} =5.5V (4mV/LSB)
Full scale error		S _{FULL}	-25	-	+25		At no load (I ₀ =+0mA)
Buffer amplifier output impedance		Ro	-	5	15	Ω	-
Pull-up I/O i (Note 5)	R _{up}	12.5	25	37.5	kΩ	Input voltage = 0V (The resistance value has input voltage dependence)	


(Note 4) Under the condition that CH1 to CH8 are set to maximum current

(Note 5) The specification is applied to pin 5 (REVERSE) and pin 6 (RESET)

		-	Limits		-	Conditions
Parameter	Symbol	Min	Тур	Max	Unit	The voltage levels of the measured time points are 20% or 80% of $V_{\text{CC}}.$
Reset L pulse width	t _{RTL}	50	-	-		-
Clock L pulse width	t _{CKL}	50	-	-		-
Clock H pulse width	t _{скн}	50	-	-		-
Clock rise time	t _{cr}	-	-	50		-
Clock fall time	t _{cf}	-	-	50		-
Data setup time	t _{DCH}	20	-	-	ns	-
Data hold time	t _{CHD}	40	-	-		-
Load setup time	t _{CHL}	50	-	-		-
Load hold time	t _{LDC}	50	-	-		-
Load H pulse width	t _{LDH}	50	-	-		-
Data output delay time	t _{DO}	-	-	90		CL=100pF
D/A output settling time	t _{LDD}	-	7	20	μs	C_L ≤100pF ^(Note 6) , V _O : 0.5V↔4.5V The time interval from the start time to change an output voltage to the time at which the output voltage reaches to its final value within 1/2 LSB.

Timing Characteristics(Unless otherwise specified, V_{CC}=5V, V_{refH}=5V, V_{refL}=0V, T_A=25°C)

(Note 6) A capacitor should be placed between the analog output and ground in order to eliminate noise. A capacitance up to 100pF is recommended (including the capacitance of the wire).



Applicational information

LD input

The LD input is a level trigger signal. When LD=H, an internal shift register value is loaded into a latch. It doesn't have to be cared whether CLK is H or L when LD changes to H. However CLK must not be changed while LD is H. The shift register values pass through the latches if LD=H and CLK is toggled.

Power-on operation

The BU2505FV and the BU2506FV does not have a power-on reset function. Therefore, after power-on, data in the internal registers are unknown. When RESET changes from H to L, all latch outputs turn into L, although the shift registers are not reset.

Pull-down resister

Pin 5 and pin 6 are pulled up internally. If putting the external pull-down resister on them, the recommended value is less than $1k\Omega$.


т	'n	th	Тэ	ble	
L	ιu	uι	Id	Die	

	L	Н
Pin 5: RESET	Reset	Normal
Pin 6: REVERSE	MSB first	LSB first


Cascade Connection

A data output terminal for cascade connection (DO) is available for reducing the number of ports of a CPU if more channels are needed. The DO terminal can be connected to a data input terminal (DI) of another IC.

However, DO signal transitions (of the IC #1 in the figure below) are triggered by the rising edge of the CLK signal. Also, DI signal transitions of another IC (#2) should follow the restriction of the data hold time. Therefore, some amount of the delay time is needed from DO of the IC #1 to DI of the IC #2. The delay time can be made with a circuit with a resister and a capacitor. Also in some cases, a CLK signal frequency has to be decreased to ensure a margin of the data setup time.




If extra CPU ports are available, it is recommended to connect independent LD signals to each IC. In this case, more ports of the CPU are needed for the LD signals, but the restrictions described above in the explanation of the cascade connection don't have to be considered.



D/A Converter Variable Output Range Function

BU2505FV and BU2506FV have terminals with which the upper and lower limits of the output voltage range can be changed separately. The upper limit of the output voltage range is set with the V_{refH} terminal and the lower limit is set with V_{refL} terminal. In general usage, the V_{refH} terminal is connected to the VCC terminal and the V_{refL} terminal is connected to the GND terminal. When the power supply voltage on the VCC terminal is 5V, 1LSB is almost 5mV. In other cases, it is possible to achieve a finer resolution. For example, if $V_{refH} = 3.5V$ and $V_{refL} = 1.5V$, then 1LSB is almost 2mV.




Command Transmission

1) REVERSE = open (or V_{CC} short-circuit) setting^(Note 7)

(1) Data format

	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ł	(F	or D/A	onve	rter ou	itput se	etting			← Fo	or addre	ss selec	tion —

(2) Data timing diagram



D3	D2	D1	D0	Address Selection
0	0	0	0	n/a
0	0	0	1	AO1
0	0	1	0	AO2
0	0	1	1	AO3
0	1	0	0	AO4
0	1	0	1	AO5
0	1	1	0	AO6
0	1	1	1	AO7
1	0	0	0	AO8
1	0	0	1	AO9 (Note 8)
1	0	1	0	AO10 (Note 8)
1	0	1	1	n/a
1	1	0	0	n/a
1	1	0	1	n/a
1	1	1	0	n/a
1	1	1	1	n/a


D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D/A output (V _{refH} =V _{DD} , V _{refL} =V _{SS})
0	0	0	0	0	0	0	0	0	0	V _{refL}
0	0	0	0	0	0	0	0	0	1	(V _{refH} -V _{refL})/1024×1+V _{refL}
0	0	0	0	0	0	0	0	1	0	(V _{refH} -V _{refL})/1024×2+V _{refL}
0	0	0	0	0	0	0	0	1	1	(V _{refH} -V _{refL})/1024×3+V _{refL}
:	:	:	:		:	:	:	:	:	:
1	1	1	1	1	1	1	1	1	0	(V _{refH} -V _{refL})/1024×1022+V _{refL}
1	1	1	1	1	1	1	1	1	1	(V _{refH} -V _{refL})/1024×1023+V _{refL}

2) REVERSE = L setting^(Note 7)

(1) Data format

D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D3	D2	D1	D0
k	For D/A converter output setting For address selection												

(2) Data timing diagram



D3	D2	D1	D0	Address selection
0	0	0	0	n/a
0	0	0	1	AO1
0	0	1	0	AO2
0	0	1	1	AO3
0	1	0	0	AO4
0	1	0	1	AO5
0	1	1	0	AO6
0	1	1	1	AO7
1	0	0	0	AO8
1	0	0	1	AO9 ^(Note 8)
1	0	1	0	AO10 (Note 8)
1	0	1	1	n/a
1	1	0	0	n/a
1	1	0	1	n/a
1	1	1	0	n/a
1	1	1	1	n/a

D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D/A output (V _{refH} =V _{DD} , V _{refL} =V _{SS})
0	0	0	0	0	0	0	0	0	0	VrefL
1	0	0	0	0	0	0	0	0	0	(V _{refH} -V _{refL})/1024×1+V _{refL}
0	1	0	0	0	0	0	0	0	0	(V _{refH} -V _{refL})/1024×2+V _{refL}
1	1	0	0	0	0	0	0	0	0	(V _{refH} -V _{refL})/1024×3+V _{refL}
:	:	:	:	:	:	:	:		:	:
0	1	1	1	1	1	1	1	1	1	(V _{refH} -V _{refL})/1024×1022+V _{refL}
1	1	1	1	1	1	1	1	1	1	(V _{refH-} V _{refL})/1024×1023+V _{refL}

(Note 7) It is selectable for the IC to receive 10bit data in LSB first order or MSB first order, depending on the condition of the REVERSE terminal. If the REVERSE terminal is set to the GND voltage, it is MSB first

(Note 8) In the BU2506FV, this channel is for testing. Therefore, it must not be selected.

Typical Performance Curves (reference data)




Figure 1. V_{OUT} vs Input Code (Output voltage linearity, T_A =-30°C)

Figure 2. V_{OUT} vs Input Code (Output voltage linearity, T_A =+25°C)





Figure 3. V_{OUT} vs Input Code (Output voltage linearity, T_A =+85°C)

Typical Performance Curves(reference data) - continued



Input Code [decimal]

Figure 6. DNL vs Input Code (Differential linearity error, T_A =+85°C)

Typical Performance Curves(reference data) - continued




Figure 7. INL vs Input Code (Integral linearity error, T_A =-30°C)






Figure 8. INL vs Input Code (Integral linearity error, T_A =+25°C)





Typical Performance Curves(reference data) - continued





Figure 10. I_{CC} vs Temp (Circuit current temperature characteristic)

Figure 11. V_{OUT} vs I_{OUT} (Output load fluctuation characteristic (input code: 1FFh))



 $\label{eq:Figure 12. R_{UP} vs V_{IN}} Figure 12. R_{UP} vs V_{IN} (Built-in pull-up resistance characteristic)$

Power Dissipation

Power dissipation(total loss) indicates the power that can be consumed by IC at $T_A=25^{\circ}C$ (normal temperature).IC is heated when it consumed power, and the temperature of IC chip becomes higher than ambient temperature. The temperature that can be accepted by IC chip depends on circuit configuration, manufacturing process, and consumable power is limited. Power dissipation is determined by the temperature allowed in IC chip (maximum junction temperature) and thermal resistance of package (heat dissipation capability). The maximum junction temperature is typically equal to the maximum value in the storage temperature range. Heat generated by consumed power of IC radiates from the mold resin or lead frame of the package. The parameter which indicates this heat dissipation capability(hardness of heat release) called thermal resistance, represented by the symbol $\theta_{JA}^{\circ}C/W$. The temperature of IC inside the package can be estimated by this thermal resistance. Figure 13(a) shows the model of thermal resistance of the package. Thermal resistance θ_{JA} , ambient temperature T_{Jmax} , and power dissipation P_D can be calculated by the equation below $\theta_{JA} = (T_{Jmax} - T_A) / P_D$ $^{\circ}C/W$

Derating curve in Figure 13(b) indicates power that can be consumed by IC with reference to ambient temperature. Power that can be consumed by IC begins to attenuate at certain ambient temperature. This gradient is determined by thermal resistance θ_{JA} . Thermal resistance θ_{JA} depends on chip size, power consumption, package, ambient temperature, package condition, wind velocity, etc even when the same of package is used. Thermal reduction curve indicates a reference value measured at a specified condition. Figure 14(a) show a derating curve for an example of BU2505FV and BU2506FV.





Figure 13. Thermal resistance and derating




When using the IC above $T_A=25^{\circ}$ C, subtract the value above per °C

Mounted on a FR4 glass epoxy board 70mm x 70mm x 1.6mm (cooper foil area less than 3%).

Figure 14. Derating curve

I/O Equivalent Circuit



(Note 9) Please relief to the equivalent circuit humber in the Phi Descriptions tab (Note 10) $25k\Omega$ at V_{CC} = 5.0V (changes according to the applied voltage)

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

Operational Notes – continued

12. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.


13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

Ordering Information




Marking Diagrams



Datasheet

Physical Dimension, Tape and Reel Information



Revision History

	Date	Revision	Changes
Ē	11.Dec.2015	001	New Release

Notice

Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA
CLASSⅢ	CLASSⅢ	CLASS II b	
CLASSⅣ	CLASSIII	CLASSⅢ	CLASSII

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [C] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.